Substrate

ABSTRACT

The present invention relates to a substrate comprising a build-up and a solder resist layer disposed on the build-up. The solder resist layer has an upper surface facing away from the build-up. The solder resist layer has a plurality of grooves on its upper surface. The grooves of the solder resist layer can better eliminate or relieve the stress accumulated on large solder resist area induced by heat and/or material coefficient of thermal expansion mismatch of the substrate and thus can prevent and diminish warpage of the substrate or package.

CROSS REFERENCE TO RELATED APPLICATION

This application claims priority to Chinese Patent Application No. 201310066146.1, filed Mar. 1, 2013 and U.S. patent application Ser. No. 14/193,462 filed on Feb. 28, 2014, which is incorporated by reference as if fully set forth herein.

TECHNICAL FIELD OF THE INVENTION

The present invention relates generally to semiconductor technology including flip chip technologies. More specifically, the present invention relates to a substrate, in particular a stress relief pattern on solder resist layer of a substrate.

BACKGROUND

In the die packaging technical field, a substrate is used for a die to be assembled thereon. A substrate usually comprises a build-up and a solder resist layer disposed on the build-up. The existing pattern of solder resist layer on a build-up of a substrate is a form of continuous flat plate. FIG. 1 shows an existing substrate 100 in which the pattern of the solder resist layer 101 on build-up 102 is a continuous flat plate. However, this kind of solder resist pattern layer has the several shortcomings. For example, thermal expansion mismatch between the die and substrate materials induces high stress, and the continuous flat plate type pattern of solder resist layer is not beneficial to reduce the stress accumulated on large solder resist area and relieve the stress induced by material coefficient of thermal expansion (CTE) mismatch of the substrate, which causes it to be easier to render warpage of the substrate or package. In addition, this pattern of the solder resist layer in the existing art is not beneficial to reduce die crack risk induced by die-substrate CTE mismatch.

Therefore, it is desirable to provide an improved stress relief pattern of substrate solder resist to eliminate or relieve the above shortcomings in existing art.

SUMMARY

To overcome the shortcomings in the existing art, the present invention provides a substrate having an improved pattern on substrate solder resist with better performance.

Specifically, some embodiments of the present invention provide a substrate which comprises a build-up and a solder resist layer disposed on the build-up. The solder resist layer has an upper surface facing away from the build-up. The solder resist layer has a plurality of grooves on its upper surface.

In some embodiments, the plurality of grooves is parallel with each other.

In certain further embodiments, the plurality of parallel grooves can have a plurality of extending directions.

In certain further embodiments, the plurality of grooves comprise a first groove set including a plurality of parallel first grooves and a second groove set including a plurality of parallel second grooves, wherein the plurality of parallel first grooves intersect with the plurality of parallel second grooves.

In certain further embodiments, the intersecting angle between the plurality of parallel first grooves and the plurality of p arallel second grooves can be any angle from 0° to 90°. Preferably, the intersecting angle is 90°.

In certain further embodiments, the plurality of grooves is defined by a plurality of solder resist paths, wherein the solder resist path between every two adjacent grooves is continuous.

In certain further embodiments, the plurality of grooves is defined by a plurality of solder resist paths, wherein the solder resist path between adjacent two grooves is discontinuous.

In certain further embodiments, the discontinuous solder resist path comprises a plurality of cylindrical solder resist bumps spaced from each other.

In certain further embodiments, the discontinuous solder resist path comprises a plurality of prismatic solder resist bumps spaced from each other.

In certain further embodiments, the discontinuous solder resist path comprises a plurality of cubic solder resist bumps spaced from each other.

In certain further embodiments, the discontinuous solder resist path comprises a plurality of cylindrical, cubic and/or prismatic solder resist bumps spaced from each other.

By providing the above-mentioned substrate, the present invention overcomes the above mentioned shortcomings in the existing substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

FIG. 1 depicts a side schematic view of solder resist pattern in existing substrate;

FIG. 2 depicts a top schematic view of a substrate according to one explanatory embodiment;

FIG. 3 depicts a side schematic view of the substrate shown in FIG. 2;

FIG. 4 depicts a top schematic view of a substrate according to another explanatory embodiment;

FIGS. 5 depicts a top schematic view of a substrate according to another explanatory embodiment;

FIG. 6 depicts a partial enlarged schematic view of an explanatory embodiment of the solder resist path shown in FIGS. 2-5;

FIG. 7 depicts a partial enlarged schematic view of another explanatory embodiment of the solder resist path shown in FIGS. 2-5;

FIG. 8 depicts a partial enlarged schematic view of another explanatory embodiment of the solder resist path shown in FIGS. 2-5;

FIG. 9 depicts a partial enlarged schematic view of another explanatory embodiment of the solder resist path shown in FIGS. 2-5; and

FIG. 10 depicts a partial enlarged schematic view of another explanatory embodiment of the solder resist path shown in FIGS. 2-5.

DETAILED DESCRIPTION

Exemplary embodiments will now be described in detail with reference to a few embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention. In addition, in the detailed description of the embodiments, directional terminology, such as “top,” “bottom,” “front,” “rear,” “side,” “left,” “right,” “forward,” “trailing,” etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments of present invention can be positioned in a number of different orientations, the directional terminology is used for purposes of illustration and is in no way limiting.

Referring to FIGS. 2-3, there is shown a top schematic view and a side schematic view of a substrate 200 according to one explanatory embodiment. As shown in FIGS. 2-3, the substrate 200 comprises a build-up 202 and a solder resist layer 203. A C4 area 201 of the substrate 200 is used to assemble die. The solder resist layer 203 is disposed on the build-up 202 and has an upper surface facing away from the build-up. The solder resist layer 203 has a plurality of grooves 204 on its upper surface. The plurality of grooves 204 are defined by a plurality of solder resist path 205. That is to say, between every two adjacent grooves there is a solder resist path 205. In FIGS. 2-3, the plurality of grooves 204 are parallel with each other; however, this is not essential and the plurality of grooves 204 also may not be parallel with each other. In addition, the extending direction of the plurality of parallel grooves 204 can be any directions. For example, FIG. 4 shows another embodiment of the plurality of parallel grooves 404 having different extending direction from that in FIG. 3.

Referring to FIG. 5, there is shown a top schematic view of a substrate 500 according to another explanatory embodiment. As shown in FIG. 5, there are two groove sets on the upper surface of the solder resist layer, namely a first groove set 501 and a second groove set 502. The first groove set 501 includes a plurality of parallel first grooves 503. The second groove set 502 includes a plurality of parallel second grooves 504. The plurality of parallel first grooves 503 intersect with the plurality of parallel second grooves 504. The intersecting angle between the plurality of parallel first grooves 503 and the plurality of parallel second grooves 504 shown in FIG. 5 is 90°. However, the intersecting angle can be any angle from 0°-90°.

Referring to FIGS. 6-10, there are shown partial enlarged views of the explanatory embodiments of the solder resist paths shown in FIGS. 2-5. In FIG. 6, the solder resist path 605 is continuous. In FIGS. 7-10, the solder resist paths 705, 805, 905 and 1005 are discontinuous. Specifically, the solder resist path 705 in FIG. 7 comprises a plurality of cylindrical solder resist bumps 709 spaced from each other. The solder resist path 805 in FIG. 8 comprises a plurality of cubic solder resist bumps 809 spaced from each other. The solder resist path 905 in FIG. 9 and the solder resist path 1005 in FIG. 10 comprise respectively a plurality of prismatic solder resist bumps 909, 1009 spaced from each other, wherein the number of the side of the prismatic solder resist bump 909 is four and the number of the side of the prismatic solder resist bump 1009 is five. Of course, the prismatic solder resist bump 909 or 1009 can have other number of side.

In the substrate as described above, because there are a plurality of grooves on the upper surface of the solder resist, it can better eliminate or relieve the stress accumulated on large solder resist area induced by heat and/or material coefficient of thermal expansion mismatch of the substrate and thus can prevent and diminish warpage of the substrate or package. In addition, the substrate of present invention also can have reduced die crack risk induced by die-substrate CTE mismatch.

It will be apparent to those skilled in the art that various modifications and variations can be made to the embodiments described herein without departing from the spirit and scope of the claimed subject matter. Thus, it is intended that the specification cover the modifications and variations of the various embodiments described herein, provided such modification and variations come within the scope of the appended claims and their equivalents. 

What is claimed is:
 1. A substrate, comprising: a build-up layer; and a solder resist layer disposed on the build-up and extending a width in a first direction and a length in a second direction different from the first direction, the solder resist layer comprising: an upper surface facing away from the build-up layer, and a plurality of grooves disposed on the upper surface of the solder resist layer, wherein the plurality of grooves comprise: a first groove set including a plurality of parallel first grooves; and a second groove set including a plurality of parallel second grooves, wherein the plurality of parallel first grooves intersect with the plurality of parallel second grooves.
 2. The substrate of claim 1, wherein the plurality of parallel first grooves intersects at an intersecting angle with the plurality of parallel second grooves and the intersecting angle is in a range from 0° to 90°.
 3. The substrate of claim 1, wherein the plurality of parallel first grooves intersects at an intersecting angle of 90° with the plurality of parallel second grooves and the intersecting angle is 90°.
 4. A substrate, comprising: a build-up layer; and a solder resist layer disposed on the build-up and extending a width in a first direction and a length in a second direction different from the first direction, the solder resist layer comprising: an upper surface facing away from the build-up layer, and a plurality of grooves disposed on the upper surface of the solder resist layer, wherein the grooves are defined by solder resist paths and a solder resist path disposed between two adjacent grooves is a discontinuous solder resist path.
 5. The substrate of claim 4, wherein the discontinuous solder resist path comprises a plurality of cylindrical solder resist bumps spaced from each other.
 6. The substrate of claim 4, wherein the discontinuous solder resist path comprises a plurality of prismatic solder resist bumps spaced from each other.
 7. The substrate of claim 4, wherein the discontinuous solder resist path comprises a plurality of cubic solder resist bumps spaced from each other.
 8. The substrate of claim 4, wherein the discontinuous solder resist path comprises a plurality of cylindrical, cubic and/or prismatic solder resist bumps spaced from each other. 